



Model Unit consists of SPICE, VHDL-A(MS), Verilog-A(MS) code plus
`A_to_D` and `D_to_A` converters
 (references for `D_to_A` and `A_to_D` converters not shown)

Figure 6: An analog-only Model Unit, using an I/O buffer as an example